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The CBM-ToF-Readout-Chain is based on preamplifier 
and discriminator ASICs (PADI) [1] and event-driven 
TDC ASICs (GET4) [2] as front-end electronic. These 
ASICs are specially developed for the CBM-ToF detec-
tor.  
Hardware: PADI-6 and PADI-7 
For the preamplifier it is necessary to go nearby to the 
RPC to reach the best performance. Therefore it is de-
cided to go even inside of the RPC-GAS-Box with the 
preamplifiers for the outer part of the ToF-Wall. Here we 
have a direct connection from the RPC to the FEE. The 
PCB layout was done in a way that there is one baseboard 
for power distribution, SPI-DAC-interface and connector 
for the output signals and “OR” signals from PADI. Each 
add-on PCB is equipped with two PADI-ASICs and the 
connector for the RPC. 
 
 
Figure 1: PADI-FEE (32 Channel) 
Pulser Test: PADI-7 
Two single ended pulses are injected into two input 
channels of PADI. The measurement was done for differ-
ent signal amplitude as well as the threshold level of 
PADI was modified. The LVDS output signal was meas-
ured with an oscilloscope (Tektronix TDS6154C). The 
results of this measurement are shown in figure 2.  
 
 
Figure 2: Resolution between two channels 
The resolution between two channels for input signal 
amplitudes between 10mV and 100mV at different thresh-
old values is below 20ps, which fulfils the CBM-ToF 
requirements. 
Hardware: GET4 1.0 
The test PCB for the GET4 1.0 ASIC is shown in the 
following picture. The main goal of this design is to test 
on board clock and power distribution, different supply 
voltages (5V; 12V and 48V) as well to test the new ASIC. 
One baseboard (Figure 3) can be equipped with four add-
on PCBs, where each of them is equipped with four GET4 
ASICs. 
 
 
Figure 3: GET4-FEE (64 Channel) 
On the left side of the picture the four add-on PCBs are 
seen. In the upper right corner the different power injec-
tions and in the lower right corner the two clock inputs as 
well as the sync signal input send out by CLOSY[3] are 
placed. In between, although as add-on PCB, the connec-
tor for the readout controller is placed. 
Pulser Test: GET4 1.0 
The result of a pulser test in the laboratory is depicted 
in figure 4.  
 
Figure 2: Resolution between two channels 
The same LVDS signal is injected into two channels of 
two GET4 ASICs to mark each rising and falling edge 
with a time-stamp. The resolution between two channels 
is ~ 27ps.  
Outlook 
New frontend cards with specific layouts for each de-
tector as well as test pcbs for the upcoming version of 
PADI and GET4 will be developed.  
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